

# CORNERSTONE DESIGN GUIDELINES

## 220nm SOI Passive MPW #50 September 2026



**SIGN-UP DEADLINE:** 14/10/2026

**DESIGN SUBMISSION DEADLINE:** 11/11/2026

All deadlines end at 13:00 (UK time)

### 1 TERMS AND CONDITIONS AND COST

All design submissions must agree with the terms and conditions:

[www.cornerstone.sotonfab.co.uk/terms-and-conditions](http://www.cornerstone.sotonfab.co.uk/terms-and-conditions)

Under no circumstances will we accept designs without agreement with the terms. Therefore, we strongly recommend that the terms and conditions are pre-authorised by your institution prior to the mask submission date.

A purchase order (PO) must be uploaded at the same time as submitting your mask design in order to pay the access fee, detailed in Table 1 below. Purchase orders will not be accepted via email.

Table 1: Access cost and Delivery Time

| Design Area [mm <sup>2</sup> ]                               | 11.47 x 4.9 | 5.5 x 4.9 | Delivery Time |
|--------------------------------------------------------------|-------------|-----------|---------------|
| Access Cost with Heaters*                                    | £19,980     | £14,700   | 14 weeks      |
| Access Cost without Heaters*                                 | £12,790     | £8,875    | 14 weeks      |
| Access Cost for qualifying UK SME/start-up first time users† | 50% off     | 50% off   | 14 weeks      |

Table 2: Additional services

|                               |                                                                       |            |
|-------------------------------|-----------------------------------------------------------------------|------------|
| Pick-and-place photodiodes*   | Access Cost with Heaters + Service cost                               | + 4 weeks  |
| Pick-and-place c-band laser*  | Access Cost with Heaters + Service cost                               | + 14 weeks |
| Hybride Graphene integration* | Access Cost + Separated service contract with University of Cambridge | + 14 weeks |

\*Quoted prices are exclusive of VAT, import duties/customs fees, withholding taxes etc.

The service cost for photodiodes are detailed in Table 3 for request to have up to 10 PDs per die, with a maximum PD count of 20 across the delivered dies. The grating couplers

1

underneath PD footprint will remain functional; hence the non-bonded chips will remain operational for fibre-to-chip coupling. Please contact [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk) for further information.

Table 3: Cost table for bonded photodiodes

| Number of PDs | Service cost per die <sup>#</sup> |
|---------------|-----------------------------------|
| 1             | £750                              |
| 2-5           | £1,500                            |
| 6-10          | £2,500                            |

The service cost for integrated lasers are detailed in Table 5 for request to have up to 1 laser per die, with a maximum laser count of 2 across the delivered dies. **For the initial launch, we offer a special discount for the laser integration service cost for the first five users in a first come, first served basis.** Three design templates are being offered: two templates with the laser die directly connected to the optical circuitry, and one in which the laser output is combined with a standard grating coupler through a beam combiner. Interested parties must choose from these design templates associated with the laser integration. Please contact [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk) for further information.

Table 4: Cost table for bonded laser dies

| Number of laser dies | Laser integration service cost <sup>#</sup> | Special discounted price <sup>#</sup> |
|----------------------|---------------------------------------------|---------------------------------------|
| 1                    | £15,500                                     | £1,550                                |
| 2                    | £20,000                                     | £2,000                                |

<sup>#</sup>The service cost for laser die and PD integration is an additional service and falls outside of the terms of the eligible UK Academia/Company discount.

Our laser die and PD integration flows are compatible with each other, and we accept combined requests for PD and laser die integration on the same die. Users can choose to ask for 2 die instances of combined integration, for which the maximum number of integrations per instance are limited to 1 laser die and 2 PDs. Please contact [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk) for further information.

Table 5: Cost table Graphene integration

| Number of dies with Graphene Components | Graphene integration service cost <sup>#</sup> | Academic discounted price <sup>**</sup> |
|-----------------------------------------|------------------------------------------------|-----------------------------------------|
| 2                                       | £7,000                                         | free in this MPW                        |

<sup>#</sup> Graphene integration is a new service and may introduce process conflicts with Laser-Diode&Photodetector integration. Therefore, users are only allowed to select one of these two integration services.

\* For UK academic users, there is no additional charge for the hybrid graphene integration service for this MPW run.

All graphene components share the same process flow. Users can choose to integrate different building blocks within a single design. Please contact [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk) for further information.

**Non-UK academic users will require a separate agreement with the University of Cambridge.**

#### † Are you from a UK company or academic institution?

UK companies and universities may be eligible for a 50% discount on the cost of this MPW run with support from the CORNERSTONE Photonics Innovation Centre (C-PIC) (EP/Z531066/1), funded by UK Research and Innovation. Support will be provided under the Subsidy Control Act (2022) via Minimal Financial Assistance. To be eligible you will need to demonstrate the potential impact of receiving assistance against one or more of the following categories: impact on jobs and skills, access to technology, accelerating product development. Following submission of your sign-up form, you will receive correspondence with more details of how this support will be provided. For UK companies, the support is only available for first time MPW users with a UK design/development/manufacturing presence and only for prototyping and product development.

To receive Design Rule Check (DRC) feedback from the CORNERSTONE team, users must submit their designs no later than the design submission deadline. **Submissions beyond the design submission deadline will not be included in the MPW run.** The CORNERSTONE team would be grateful for the opportunity to work with you prior to the submission deadline to ensure your designs pass DRC. For more information, please visit our website: [www.cornerstone.sotonfab.co.uk/mpw/live-calls/](http://www.cornerstone.sotonfab.co.uk/mpw/live-calls/)

## 2 DESIGN RULE CHANGES FROM PREVIOUS CALL (MPW #48)

- Graphene-integrated components are now offered alongside the standard component library. Layer 169/1 defines the graphene exclusion zone and helps identify the required footprint for graphene integration.
- Graphene-integration component templates have now been added to the standard component library. Layers 161/2, 162/2, 163/2, 164/2, 165/2, 166/2, and 169/1 are provided as process and information layers to support hybrid graphene integration.

## 3 PROCESS DESIGN KIT

CORNERSTONE Process Design Kits (PDK) are available in Luceda Photonics' IPKISS software, GDSFactory, Cadence Virtuoso and L-Edit. PDKs for all CORNERSTONE technology platforms are freely accessible via Wave Photonics' portal. To obtain free access to the PDKs in your preferred software tool, please visit [www.wavephotonics.com](http://www.wavephotonics.com).

Wave Photonics also provides Scattering Parameters to enable full circuit simulation. For more information, please contact Wave Photonics support at [info@wavephotonics.com](mailto:info@wavephotonics.com).

To obtain a copy of the software and a license key for IPKISS, please contact Luceda by sending an email to [info@lucedaphotonics.com](mailto:info@lucedaphotonics.com), specifying that you require a license for CORNERSTONE PDK usage. Luceda will contact you within 1-2 working days following the receipt of your request to provide a quote for the license. Of course, if you already have a valid license, the PDK can be accessed free of charge. The IPKISS platform enables the automation and integration of all aspects of your photonic design flow in one tool, using one standard language. The PDK can be used in either IPKISS' Python coding environment or in the GUI of Siemens EDA L-Edit by using the IPKISS Link for Siemens EDA. For more information, please visit [www.lucedaphotonics.com](http://www.lucedaphotonics.com).

A library of building blocks is also available for download in .gdsII format on the CORNERSTONE website at <https://cornerstone.sotonfab.co.uk/mpw/live-calls/>.

## 4 PROCESS FLOW

For this call, the patterns will be processed on a single-side polished Silicon-on-Insulator (SOI) wafer, with the following nominal parameters:

- Crystalline silicon (Si) substrate with resistivity of 750  $\Omega\cdot\text{cm}$
- Thermal silica ( $\text{SiO}_2$ ) **B**uried **O**Xide (BOX) layer with a thickness  $h_{\text{BOX}} = 2\text{ }\mu\text{m}$
- Crystalline Silicon (Si) core layer (100)-oriented with a thickness  $h_{\text{wg}} = 220 \pm 20\text{ nm}$


We will offer three silicon etch process: 1) a shallow silicon etch of  $70 \pm 10\text{ nm}$ , 2) an intermediate silicon etch of  $120 \pm 10\text{ nm}$ , and 3) a full silicon etch to the BOX layer. We will offer a  $1\text{ }\mu\text{m} \pm 100\text{ nm}$ -thick silicon dioxide top cladding layer with two metal layers for heaters: 1) titanium nitride (TiN) heater filaments, and 2) titanium/aluminium (Ti/Al) heater contact pads.

The schematic description of the process flow is given below:


### 1. Starting SOI substrate



### 2. Resist patterning for SOI Etch 1 (GDS layer 6) – $70 \pm 10\text{ nm}$ etch




### 3. Shallow Si etch ( $70 \pm 10\text{ nm}$ etch depth)




#### 4. Resist strip




#### 5. Silicon dioxide hard mask deposition - 250 nm




#### 6. Resist patterning for SOI Etch 2 (GDS layers 3 & 4) – $120 \pm 10$ nm etch




#### 7. Hard mask etch




#### 8. Resist strip




## 9. Intermediate Si etch ( $120 \pm 10$ nm etch depth)




## 10. Resist patterning for Silicon Etch 3 (GDS Layer 5) - 100 nm etch to BOX




## 11. Si continuation etch to BOX (100 nm etch to BOX)




## 12. Resist strip




### 13. Deposition of $1\ \mu\text{m} \pm 100\ \text{nm}$ -thick $\text{SiO}_2$ top cladding




### 14. Resist patterning for Heater Filaments (GDS layer 39)



### 15. Heater filament deposition




### 16. Metal lift-off







## 17. Resist patterning for Heater Contact Pads (GDS layer 41)



## 18. Heater contact pads deposition



## 19. Metal lift-off




If you require any alternative processing steps (e.g. custom etch depths), we may be able to perform them for a suitable charge. Email [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk) with your request.


## 4.1 PHOTODIODE INTEGRATION

The photodiode integration will be done in the facilities of University of Glasgow using a pick-and-place flow. Owing to the double-sided detection capabilities of the photodiodes used, it is possible to route the electrical outputs before the photodiode bonding (without a post-bond redistribution layer). As the routing will necessitate metallisation during wafer-scale fabrication, opting in for PD integration will directly imply an access cost with heaters involved. The related process flow is described below.

1. Starting with the patterned SOI (220nm) with cladding (1  $\mu\text{m} \pm 100\text{nm}$ ), with routing on Layer 41




2. The PD is bonded directly to the routing on Layer 41.




## 4.2 LASER INTEGRATION

The laser die integration will be done in the facilities of University of Glasgow using pick-and-place flow. The laser die to be used requires contacting from bottom and the top. As the routing will necessitate metallisation during wafer-scale fabrication, opting in for laser integration will directly imply an access cost with heaters involved. The related process flow is described below.


1. Starting with the patterned SOI (220nm) with cladding (1  $\mu\text{m} \pm 100\text{nm}$ ), with routing on Layer 41




## 2. Resist patterning for the trench etch (GDS Layer 47/2)




## 3. Laser trench etch, up to $5\mu\text{m} \pm 50\text{nm}$ into the Si substrate




## 4. Resist strip




## 5. Resist patterning for laser bottom contacts (GDS Layer 43/2)




#### 6. Laser bottom contact deposition (50nm Ti/50nm Pt/500nm Au)



#### 7. Resist strip



#### 8. Laser die placement




### 4.3 GRAPHENE HYBRID INTEGRATION

The graphene component fabrication will be carried out at the Cambridge Graphene Center (CGC) using **an additional process slot without any heater filaments**, following the Chemical Mechanical Polishing (CMP) process performed by CORNERSTONE. The CGC team will use the metrology results to identify the best-performing regions of the wafer for graphene transfer and subsequent fabrication processes. The corresponding process flow is described below.


**Users who select the graphene integration option will receive 8 dies with heaters but without graphene, and 2 dies with graphene integration but without heaters.** Both fab-

rication routes will use the same submitted design, with specific layers omitted as described above.


1. Additional Graphene integration wafer start from Process Step **13**,



2. Chemical Mechanical Polishing




3. Selective cladding opening (Graphene Exclusion zone)




After **3**, the wafer will be shipped to the University of Cambridge for following processes.


#### 4. Single-Layer-Graphene (SLG) transfer and etch to pattern




#### 5. Metallisation (gold contact pad)




#### 6. Hexagonal boron nitride (hBN) and Aluminum oxide deposition and patterning



#### 7. The second SLG transfer and pattern




## 8. Metallisation (gold contact pad)




Cross-sections of two reference components (corresponding Building-blocks can be found in PDK library)

### 1. Integrated Bolometers and PTEs



### 2. Integrated EAM Modulator



## 5 DESIGN RULES

It is important that designs conform to the following design rules to ensure clarity and correct processing.

### 5.1 DESIGN AREA

The standard user cell has dimensions of **11.47 x 4.9 mm<sup>2</sup>** or **5.5 x 4.9 mm<sup>2</sup>**.

#### 5.1.1 PHYSICAL DIE SIZE

The physical size of the dies you will receive is approximately 12.5 x 5.3-5.6 mm<sup>2</sup>. This area includes a border the CORNERSTONE team will add that contains alignment marks, metrology boxes etc. which surround 3x design areas from various CORNERSTONE users, as shown in Figure 1. If you require specific physical die dimensions (12.5 x 5.3 mm<sup>2</sup> or 12.5 x 5.6 mm<sup>2</sup>), for example if integration to a PCB is required, please specify the physical die dimensions you require in the online mask submission form you are required to complete as part of the submission process (see Section 8).




Figure 1: Physical die dimensions.

### 5.2 GDS LAYERS

Each lithographic step in the fabrication process flow is identified by a specific GDS layer/s. These are as follows:

**Process layers:** Patterns on these layers will be transferred (directly or indirectly) onto the chips during fabrication.

*Silicon Etch 1 (Grating Couplers/DUV) - GDS Layer 6 (Dark field) - etch depth: 70 ± 10 nm*





Figure 2: Description of GDS Layer 3 processing.

This layer is used to define grating couplers, which are fabricated with 70 nm shallow silicon etching. Drawn objects on this layer will be patterned by deep-UV lithography.

Silicon Etch 2 (Waveguide layer) – etch depth:  $120 \pm 10 \text{ nm}$ :

This etch is defined for both strip and rib waveguides (to form a rib waveguide, the slab region is protected during Silicon Etch 3 defined by GDS layer 5 – see below). For user convenience, the process layers are split into two separate GDS layer numbers, patterned into the same resist and etched together:

GDS Layer 3 (Light field):

Drawn objects on this layer will be protected from the silicon etch. Users should draw the waveguides and any other features to remain following 120 nm silicon etching (to the rib waveguide height). During fracturing processing, this will be translated into a pattern that defines 5  $\mu\text{m}$ -wide trenches on either side of the waveguides drawn in GDS Layer 3 (see Figure 2).

If you require waveguide trenches that are a different width, refer to the guidelines for generating the trenches in Section 9. You can complete these steps yourself and modify the growth function dimension in step 1.

GDS Layer 4 (Dark field):

Drawn objects on this layer will be exposed to the 120 nm silicon etch (to the rib waveguide height). An example photonic crystal structure is shown in Figure 3.

The important thing to note here is that the waveguide layer drawn in GDS Layer 3 should overlap the structures drawn in GDS Layer 4, so that when the 5  $\mu\text{m}$ -wide trenches are generated by CORNERSTONE, a continuous waveguide remains.




Figure 3: Example photonic crystal structure using GDS Layers 3 & 4.

### Silicon Etch 3 (Rib protect layer) – GDS Layer 5 (Light field) – etch depth: 100 nm to BOX:

This layer defines the protective layer for rib waveguides. Drawn objects in this layer will be protected from etching whilst the strip waveguides are etched to the BOX (all areas not previously defined in the Silicon Etch 2 Layer will be protected from etching by a hard mask). We recommend that this layer should extend more than or equal to 5  $\mu\text{m}$  from the edge of features drawn in GDS Layer 3 so that the 5  $\mu\text{m}$ -wide trenches etched in the previous partial silicon etching step are fully protected by GDS layer 5, with the exception of any rib-to-strip transitions. An overview of how to draw both strip and rib waveguides is shown in Figure 4.

Heater Filaments – GDS Layer 39 (Light field): This layer defines the heater filaments. Drawn objects on this layer will remain after metal lift-off. It is recommended to use a filament width of 900 nm for the best compromise between heater power efficiency, phase tunability and robustness.

Heater Contact Pads – GDS Layer 41 (Light field): This layer defines the heater contact pads. Drawn objects on this layer will remain after metal lift-off. An example heater layout for a straight waveguide is included in the .gdsII template file. The contact pads can be modified according to your probe design.

Labels – GDS Layer 100: This layer defines text labels, which will be merged with Silicon Etch 2 layer by the CORNERSTONE team. This layer will not have any design rule




Figure 4: Drawing strip and rib waveguides.

checking (DRC) performed.

**Information layers:** These layers are purely informative and their contents will not be transferred onto the chips during fabrication.

Physical PD Area – GDS Layer 140/1: This layer shows the physical boundary of the bonded PD on the finalised chips.

Physical Laser Area – GDS Layer 143/1: This layer shows the approximate position of the laser die within the design area, which also represents the top n-contact area.

Laser Waveguide – GDS Layer 144/1: This layer shows the approximate position of the waveguide within the laser die.

PD Active Area – GDS Layer 147/1: This layer shows the active area of the photodiodes for the convenience of the user.

PD Exclusion Zone – GDS Layer 150/1: This layer shows the exclusion zone for a single PD.

Laser Exclusion Zone – GDS Layer 151/1: This layer shows the exclusion zone for a single laser die.

Graphene Exclusion zone – GDS Layer 169/1: This layer shows the exclusion zone for a Graphene integrated BB.

Cell Outline – GDS Layer 99: This layer defines the design space boundaries (11.47 x 4.9 mm<sup>2</sup> or 5.5 x 4.9 mm<sup>2</sup>).

**Physical packaging layers:** These layers correspond to physical structures transferred onto the standard MPW layerstack as part of the packaging/integration additional services.

Laser Bottom Contacts - GDS Layer 43/2: Features on this layer correspond to the lifted-off bottom contact connections for the integrated laser die, comprised of 50nm Ti/50nm Pt/500nm Au layers.

Laser Trench Etch - GDS Layer 47/2: Features on this layer will be subjected to successive etches of 1  $\mu\text{m}$   $\text{SiO}_2$  cladding, 220 nm SOI, 2  $\mu\text{m}$   $\text{SiO}_2$  BOX and 5  $\mu\text{m}$  Si substrate etch for the preparation of the trench for laser die integration.

1st Graphene Channel formation - GDS Layer 161/2: This layer will be subjected the geometry of the first transferred graphene (SLG) layer after etching.

2nd Graphene Channel formation - GDS Layer 162/2: This layer will be subjected the geometry of the second transferred graphene (SLG) layer after etching.

Au/Ti Metallization - GDS Layer 163/2: This layer will be subjected the Au/Ti metallization used to connect the contact pads to the functional structures.

Au/Graphene Metallization - GDS Layer 164/2: This layer will be subjected the Au/Ti metallization used to connect the contact pads to the graphene layers.

1st SLG Contact Pad - GDS Layer 165/2: This layer will be subjected the contact pads for electrical connection to the first SLG layer.

2nd SLG Contact Pad - GDS Layer 166/2: This layer will be subjected the contact pads for electrical connection to the second SLG layer.

Note: You do not need to add fabrication alignment marks to your design. Layer-to-layer alignment marks will be added by the CORNERSTONE team, placed outside the design area.

### 5.3 MINIMUM FEATURE SIZES AND OTHER DESIGN RULES

- Minimum feature sizes, minimum gaps, and maximum feature widths for each GDS layer are detailed in Table 6.
- A minimum spacing between waveguides of at least 5  $\mu\text{m}$  is recommended to avoid power coupling.
- All structures drawn in GDS Layer 6 must overlap by at least 200 nm with GDS Layer 3 (Waveguides).
- An overlap of at least 10  $\mu\text{m}$  between GDS layer 39 (Heater Filaments) and GDS layer 41 (Heater Contact Pads) is recommended for optimal heater performance.
- Ensure all structures drawn in GDS layer 6 (Grating Couplers) do not overlap with either GDS layer 39 (Heater Filaments) or GDS 41 (Heater Contact Pads).

- Ensure that GDS Layer 151/1 (Laser Exclusion Zone) does not overlap with either GDS layer 39 (Heater Filaments) or GDS 41 (Heater Contact Pads).
- The PD-related layers of GDS 140/1, 147/1 & 150/1 will not be checked with DRC explicitly.
- Ensure that Layers 5 (Rib Protect), 6 (Grating), 39 (Heater Filament), and 41 (Contact Pad) do not appear within 50  $\mu\text{m}$  of the Layer 169/1 graphene exclusion zone.

## 5.4 DESIGN RULES SUMMARY

A summary of the design rules and GDS layer numbers described in this section is detailed below.

Table 6: Design Rules Summary

| Layer Description              | GDS Number | Field | Min. Feature Size | Min. Gap         | Max. Feature Length |
|--------------------------------|------------|-------|-------------------|------------------|---------------------|
| Silicon Etch 1                 | 6/0*       | Dark  | 200 nm            | 250 nm           | 20 $\mu\text{m}$    |
|                                |            |       | 200 nm            | 350 nm           | N/A                 |
| Silicon Etch 2                 | 3/0        | Light | 350 nm            | 200 nm           | N/A                 |
|                                | 4/0        | Dark  | 200 nm            | 350 nm           |                     |
| Silicon Etch 3 (100 nm to BOX) | 5/0        | Light | 250 nm            | 250 nm           | N/A                 |
| Heater Filaments               | 39/0       | Light | 600 nm            | 10 $\mu\text{m}$ | N/A                 |
| Heater Contact Pads            | 41/0       | Light | 2 $\mu\text{m}$   | 10 $\mu\text{m}$ | N/A                 |
| Laser Bottom Contacts          | 43/2       | Light | N/A               | N/A              | N/A                 |
| Laser Trench Etch              | 47/2       | Dark  | N/A               | N/A              | N/A                 |
| Physical PD Area               | 140/1      | N/A   | N/A               | N/A              | N/A                 |
| Physical PD Area               | 143/1      | N/A   | N/A               | N/A              | N/A                 |
| Laser Waveguide                | 144/1      | N/A   | N/A               | N/A              | N/A                 |
| PD Active Area                 | 147/1      | N/A   | N/A               | N/A              | N/A                 |
| PD Exclusion Zone              | 150/1      | N/A   | N/A               | N/A              | N/A                 |

|                                |       |      |                   |                   |                   |
|--------------------------------|-------|------|-------------------|-------------------|-------------------|
| Laser Exclusion Zone           | 151/1 | N/A  | N/A               | N/A               | N/A               |
| 1st Graphene Channel formation | 161/2 | N/A  | 3 $\mu\text{m}$   | 3 $\mu\text{m}$   | N/A               |
| 2nd Graphene Channel formation | 162/2 | N/A  | 400 nm            | 400 nm            | N/A               |
| 1st Au/Graphene Contacts       | 163/2 | N/A  | 1.5 $\mu\text{m}$ | 1.5 $\mu\text{m}$ | N/A               |
| 2nd Au/Graphene Contacts       | 164/2 | N/A  | 425 nm            | 425 nm            | N/A               |
| 1st Au/Ti Metallization Layer  | 165/2 | N/A  | 10 $\mu\text{m}$  | 10 $\mu\text{m}$  | 200 $\mu\text{m}$ |
| 2nd Au/Ti Metallization Layer  | 166/2 | N/A  | 10 $\mu\text{m}$  | 10 $\mu\text{m}$  | 200 $\mu\text{m}$ |
| Graphene Exclusion Zone        | 169/1 | N/A  | 20 $\mu\text{m}$  | 20 $\mu\text{m}$  | N/A               |
| Cell Outline                   | 99/0  | N/A  | N/A               | N/A               | N/A               |
| Labels†                        | 100/0 | Dark | 250 nm            | 250 nm            | N/A               |

*\*For the grating layer there is a maximum feature length restriction of 20  $\mu\text{m}$  when the minimum gap is 250 nm. This is because resist features that are long and thin can collapse during the development process. Resist gaps of > 350 nm are stable and therefore there are no length restrictions for widths > 350 nm.*

†Features drawn in the Labels layer will be merged into the Silicon Etch 2 layer by the CORNERSTONE team.

In order to help you ensure that you comply with the design rules, you can download and execute the KLayout pre-DRC script provided by CORNERSTONE on our website [www.cornerstone.sotonfab.co.uk/mpw/live-calls/](http://www.cornerstone.sotonfab.co.uk/mpw/live-calls/) (note that the automatic DRC will not check all of the design rules, so it remains very important to read the design rules in detail.)

MPW users will have an opportunity to attend 1-to-1 Drop-in Session to pre-review mask layouts before the submission deadline, using the [link](#) to book a 20-min session.

## 5.5 FILE FORMAT

Designs must be submitted in a Graphical Database System file (extension *.gdsII*) or Open Artwork System Interchange Standard (extension *.oas*) format. Ensure a manufacturing grid size of 1 nm is used, as per the CORNERSTONE GDSII Template file.

We recommend dedicated lithography editing software be used in the design of the *.gdsII* or *.oas* file.

## 5.6 GDSII TEMPLATE FILE

A *.gdsII* template file has been made available on our website containing the information described in this section. Ensure that all submitted designs fit within the specified area, and that only the designated GDS layer numbers are used.

## 6 MATERIAL PROPERTIES

The measured refractive indices of Silicon and SiO<sub>2</sub> layers are as shown in Figure 5 below. This data is also available in tabular format on our website.




Figure 5: Refractive indices of Silicon (left) and SiO<sub>2</sub> (right)

## 7 QUALITY ASSESSMENT

This fabrication run will be qualified by characterising a standard test pattern that is included on the chip (not part of the user cell). The test structures that will be checked after fabrication are reported in Table 7, together with the values that are targeted by the CORNERSTONE platform.

Table 7: Quality assessment parameters

| Test Structure                           | Parameter                       | Value                                                             |
|------------------------------------------|---------------------------------|-------------------------------------------------------------------|
| Straight single mode rib waveguide       | Propagation loss                | $< 4$ dB/cm for TE mode in C-band                                 |
| Strip MZI integrated with the PDK heater | Phase shift efficiency          | $< 30$ mW/ $\pi$ phase shift                                      |
| Integrated photodiode                    | Responsivity                    | $> 0.5$ A/W @ $\lambda = 1550$ nm                                 |
| Integrated laser                         | Output power into the waveguide | $> 1$ dBm, $I = 200$ mA, $\lambda = 1550\text{nm} \pm 3\text{nm}$ |

## 8 MASK SUBMISSION PROCEDURE

In order to be eligible to submit a design you must first sign-up to this call using the online form found using the link below. This is in order to enable us to prepare the necessary paperwork and plan the fabrication process effectively. The sign-up deadline is found at the top of this document.

[www.cornerstone.sotonfab.co.uk/home/mpw-sign-up-form](http://www.cornerstone.sotonfab.co.uk/home/mpw-sign-up-form)

Under no circumstances will we accept any design submissions for which we have not received a sign-up form.

After completing the sign-up form, when you are ready to submit your mask design on or before the mask submission deadline listed at the top of this document, follow the link below to the CORNERSTONE website mask submission page:

[www.cornerstone.sotonfab.co.uk/gds-file-upload](http://www.cornerstone.sotonfab.co.uk/gds-file-upload)

A purchase order (PO) must be uploaded to this form to pay the access fee. Purchase orders will not be accepted via email.

You must also upload your design file to the submission form. Ensure that the top cell in your design file is titled 'Cell0\_[Name of Institution]'.

For information about setting up CORNERSTONE as a supplier to your institution, or if you encounter any problems with the online forms, please contact [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk)



## 9 MASK PROCESSING PERFORMED BY CORNERSTONE

Upon receipt of your .gdsII file, the CORNERSTONE team will perform the following mask processing steps in order to produce the final mask, based on the descriptions provided in Section 5.2.

Silicon Etch 2 GDS 3 (Light field) & GDS 4 (Dark field) – waveguides:

1. Grow Waveguide layer (GDS Layer 3) by 5  $\mu\text{m}$  in all directions.
2. Subtract the Waveguide layer (GDS Layer 3) from the output of (1) to produce the etch trenches around the drawn waveguides.
3. Merge the output of (2) with the dark field Silicon Etch 2 layer (GDS Layer 4) and the Labels layer (GDS Layer 100).

Silicon Etch 3 (Rib Protect layer) GDS Layer 5 (Light field) - etch depth: 100nm to BOX:

1. Subtract the Rib Protect layer (GDS Layer 5) from the Cell Outline (GDS Layer 99) to convert to a dark field mask.

Graphene integration - exclusion zone (GDS Layer 169/1) - selective cladding opening:

1. Grow Graphene exclusion zone (GDS Layer 169/1) by 50  $\mu\text{m}$  in all directions.
2. Merge the output of (1) with the cladding open layer (GDS Layer 22).

## 10 TECHNICAL SUPPORT

If you have any questions relating to the fabrication process or design rules, please contact the CORNERSTONE team ([cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk)).

## 11 DEVICE DELIVERY

A total of 10 replica cells will be delivered to each user. The delivery time schedule can be found in Table 1. If users require both LD/PD integration and graphene integration, a total of 12 replicated cells will be delivered according to the corresponding delivery schedule.

## 12 FEEDBACK

Feedback is essential to the CORNERSTONE team. It is required to ensure a continuous improvement to the quality of our services. It is also evidence on the user satisfaction, and a measure to what extent we were able to meet user requirements. Therefore, we kindly ask our users to provide feedback to us, including device performance data, SEM images, future interests for the CORNERSTONE project etc. A feedback form will be sent to you along with your chips.

Alternatively, email [cornerstone@soton.ac.uk](mailto:cornerstone@soton.ac.uk) with your comments.

## 13 PUBLICATIONS

If you are benefitting from subsidised access via the C-PIC funding, please include the following statement in the "Funding" section of any publications:

"The chip fabrication for this research was funded by the Engineering and Physical Sciences Research Council (EPSRC) C-PIC (EP/Z531066/1) project."

This is important to us to be able to demonstrate impact from the funding. If you are a paying user, we kindly ask that you include CORNERSTONE in the "**Acknowledgments**" section of any publications that result from the chips you receive from CORNERSTONE.